

FIG. 2A

LV Encoding

\_\_\_\_ 200

31 30   29	28 27 26 25	24   2	23 22	21 20 19 18	17	16	15	14	13	12	11	10	9	81	76543210
Group S/P	CtrlOp	E/D	UAF	InstrCnt	0	0	0	SU	LU	ALU	MAU	DSU	٧b	0	VIMOFFS

FIG. 2B

LV Syntax/Operation

- 210

```
Instruction Operands
                      Operation
         V[01], VIMOFFS, (V[01]+VIMOFFS)[SU].enable 		─ 0 if (D = S)
LV.[SP]
                       InstrCnt.
          D = \{SLAMD\}.
                       (V[01]+VIMOFFS)[ALU].enable -- 0 if (D = A)
          F = [AMDN]
                      (V[O1]+VTMOFFS)[MAU].enable -- 0 if (D = M)
                       (V[01]+VTMOFFS)[UAF] \longrightarrow AIU if (F = A or F =)
                       (V[01]+VTMOFFS)[UAF] - DSU if (F = D)
                       (V[01]+VIMOFFS)[UAF] - None if (F = N)
                      for (i = 0:i < InstrCnt;i++){
                         Load instruction into (V[01]+VIMOFFS)
                         if (LU Instr AND D! = L) { (V[01]+VIMOFFS)[LU].enable -- 1}
                         if (ALU Instr AND DI = A) { (V[01]+VIMOFFS)[ALU].enable --- 1}
                         if (MAU Instr AND D! = M) { (V[01]+VIMOFFS)[MAU].enable - 1}
                         if (DSU Instr AND D) = D) { (V[01]+VIMOFFS)[DSU].enable -- 1}
```

FIG. 3A

XV Encoding

300

31 30	29	28 27 26 25	24	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	76543210
Group	S/P	CtrlOp	٧X	UAF	0	0	0	0	0	0	0	SU	LU	ALU	MAU	DSU	٧b	0	VimOffs

FIG. 3B

XV Syntax/Operation

310

Instruction	Opposeds	Operation
{ XV.[SP}	V[01], VIMOFFS,	Execute(V[01]+VIMOFFS)[SU] if (E = S)
1	$E = \{SLAMD\}, F = [AMDN]$	Execute(V[01]+VIMOFFS)[LU] if (E = L)
1		Execute(V[01]+VIMOFFS)[ALU] if (E = A)
1		Execute(V[01]+VIMOFFS)[MAU] if (E = M)
		Execute(V[01]+VIMOFFS)[DSU] if (E = D)
		(V[01]+VIMOFFS)[UAF] → ALU if (F = or F = A)
1		(V[01]+VIMOFFS)[UAF] - MAU if (F = M)
1		(V[01]+VIMOFFS)[UAF] - DSU if (F = D)
		$(V[01]+VIMOFFS)[UAF] \longrightarrow None if (F = N)$
1		